



# Challenges for processor instruction extension in MPSoC Era

---

1)Yoshinori Takeuchi and 2)Ryo Taketani

1) Dept. of Elect. & Elec. Eng., Kindai University

2) Grad. School of IST, Osaka University

E-mail: [takeuchi@ele.kindai.ac.jp](mailto:takeuchi@ele.kindai.ac.jp)



# Introduction


---

- IoT devices are of large variety
  - Almost devices include at least one processor
  - Application specific processings are required for IoT devices
  - Configurable processors are expected to be a solution



# Problem for Instruction extensions


- Hardware and software require separate descriptions for inst. extensions



⇒ Description amount is not small, and requires professional skills


# Our challenge

- Simple and error free instruction extensions
  - From unique instruction definition, HW&SW environments are generated



# RISC-V Instruction set [1]

- ❑ Open Instruction set Architecture
- ❑ ISA organization (32bit addressing mode)




[1] <https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf>


# RISC-V Development Environment

- ❑ Fields for custom instructions
- ❑ Instruction Extension for SW & HW Dev. Env.

SWs Dev. Env.




HW Dev. Env.





# Basic idea and overview

- From unique instruction definition, generate HW&SW environments for RISC-V processor with extended Instructions





# Instruction extension on ASIP Meister 1

ASIP Meister: Application domain-specific processor development environment

## 1. Opcode and operand definition

Format

**ABS0 rd, rs1, rs2**

Inst. type	MSB	LSB	Field Type	Field Attr	Value
<b><u>R</u></b>	31	25	opcode	binary	<b><u>0000000</u></b>
I	24	20	operand	name	rs2
S	19	15	operand	name	rs1
U	14	12	opcode	binary	<b><u>000</u></b>
B	11	7	operand	name	rd
J	6	0	opcode	binary	<b><u>1010111</u></b>








# Instruction extension on ASIP Meister 2

2. Micro op. descriptions on each pipeline stage

Stage	Micro op. Description
VARIABLE	<pre>wire [31:0] source0; wire [31:0] source1; wire [31:0] result;</pre>
IF	<pre>FETCH()</pre>
ID	<pre>wire[31:0] temp0; wire[31:0] temp1; temp0 = GPR.read0(rs1); temp1 = GPR.read1(rs2); source0 = FWU1.forward(rs1,temp0); source1 = FWU2.forward(rs2,temp1);</pre>
EXE	<pre>wire [3:0] flag; wire [31:0] temp2; wire[31:0] reverse; &lt;temp2, flag&gt; = ALU.sub(source0, source1); reverse = ~temp2; result = (temp2[31]) ? temp2 : reverse; null = FWU1.forward1(rd,result); null = FWU2.forward1(rd,result);</pre>
MEM	
WB	<pre>null = GPR.write0(rd, result); null = FWU1.forward3(rd,result); null = FWU2.forward3(rd,result);</pre>



# Micro op. description from Behavior



Parsing and Decision of Usage Resource

```
Destination = rd (GPR)
Source = rs0(GPR), rs1(GPR)
rd = rs0 + (ALU) rs1
```

Operator	Resource	Function
+	ALU	add
-	ALU	sub
×	MUL	mul

Micro op. Desc. Generation

```
wire [31:0] temp1,temp2,result
source1 = GPR.read0(rs0)
source2 = GPR.read1(rs1)
result = ALU.add(source1, source2)
null = GPR.write0(rd, result)
```

# Conclusion and Future Work

---

- We introduce our challenges for processor instruction extension for RISC-V ISA based configurable processors
- Future work
  - Trials for several ISA extension designs
  - Evaluation by real examples
  - Evaluation from several metrics of designed processors

# Acknowledgment

---

- This work was partly supported by JSPS KAKENHI Grant Number JP17K00077.



---

Thank you  
for your attention!

